Ultra Low-Power 12-bit, 5MSps SAR ADC IP Core

 T2MIP, The world’s largest independent global semiconductor IP cores provider, proudly announces the launch of its latest high-performance ADC IP core: a 12-bit SAR ADC capable of achieving conversion speeds up to 5MS/s with outstanding dynamic performance and exceptional power efficiency.

Engineered for integration into next-generation microcontrollers, industrial instrumentation, and broadband wireless systems, T2M’s new 12-bit, 5MS/s SAR ADC IP Core combines flexible configuration modes, a compact footprint, and an ultra-wide power supply range to deliver unmatched versatility for system designers.

Key Features:

  • 12-bit Resolution with up to 5MS/s Conversion Rate
  • High Dynamic Performance: SINAD of 70dB, THD of 72dB, and ENOB of 11.3 bits
  • Multiple Input Modes: Supports both single-ended and differential configurations with up to 4 input channels
  • Zero DC Power with scalable consumption tied to clock frequency
  • Selectable Resolution: Operates in 8, 10, or 12-bit modes
  • Multiple Conversion Modes: Continuous and single conversion modes supported
  • Extended Sampling & Power Modes: Includes low-power and low-noise modes for tailored performance
  • Flexible Reference Options: External and optional internal reference support
  • Ultra-Low Voltage Operation: Analog supply from 3.3V to 1.8V; Digital supply at 1.1V
  • Advanced Functions: Self-calibration, optional hardware averaging, window watchdog

This IP core is ideal for SoC and ASIC designs that demand both precision and energy efficiency. With its configurability and compact implementation, it addresses a broad range of application needs while simplifying integration and minimizing system power budgets.

The IP  core is available for immediate licensing. For further details, visit t-2-m.com or contact T2M at contact@t-2-m.com.

Comments

Post a Comment

Popular posts from this blog

5G Sub 6GHz RF Transceiver IP Cores for Cellular Industrial IoT applications

Image
T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the availability of 5G Sub 6GHz RF Transceiver IP core in 22nm   LP RF CMOS process for integration to your SoC targeted for low power Cellular and Industrial IoT applications and fixed wireless access. Fully compliant to 3GPP standards the 5G Sub 6GHz RF Transceiver IP cores is a 2x2 configuration with integrated frequency synthesizer and Analog-Mixed signal functions, suitable for low-cost low- power IoT applications. The RF IP core supports Cellular 3GPP 5G/4G/3G applications and is also ideal for Fixed Wireless Access with high level of programmability. Supporting both FDD and TDD mode. The RF Transceiver IP cores comes integrated with the GPS receiver and frequency synthesizer with a small die-size area. The RF IP cores supports up to 200MHz RF channel Bandwidth with ultra-low power consumption which is ideal for IoT applications. The initial deployments of 5...
Read more

USB 3.2 Gen1, Gen2 PHY Controller IP Cores

Image
  T2M-IP, a global specialist in semiconductor IP solutions, highlights its USB 3.2 Gen1 and Gen2 IP Core , a complete, production-proven PHY and Controller solution supporting 5Gbps and 10Gbps data transfer. Designed for performance, flexibility, and low power, this IP cores supports multi-lane operation and is optimized for a wide range of high-speed interface applications across consumer, automotive, and industrial domains. Fully compliant with the USB 3.2 specification, the IP cores support Host, Device, OTG, Dual-Role, and Hub configurations. It is also USB Type-C compatible, enabling seamless integration into USB-C-based designs, including support for dual-role functionality and alternate mode readiness. With the increasing adoption of USB Type-C and higher bandwidth peripherals, SoC designers are under pressure to deliver robust USB performance while minimizing power and area. T2M-IP’s USB 3.2 IP stands out by offering a unified, scalable solution that supports diver...
Read more

T2M USB 3.2 OTG Controller and PHY IP Cores China

Image
全球独立的半导体 IP 供应商和授权专业公司 T2M IP 高兴地宣布，来自其伙伴的 USB 3.2 OTG 控制器和 PHY IP 通过硅验证，这个 USB 解决方案来自 量产 的芯片组， 这个方案 是工业 级 和消费类应用数据传输的 基础 IP ，客户可 选择 在主流晶圆厂的 12 nm 工艺节点 量产 USB 3.2 OTG 控制器和 PHY IP 收发器包括 USB 3.2 OTG 、主机和外设应用， 可按照 US 3.2 的规范配置为 20Gbps （双通道） 或 10Gbps 的接口速率 。这个 组合 IP 支持 设备模式和主机模式，在设备模式下， 连接的端子数量、接口类型及配置参数可以 动态调整；在主机模式下，可以配置为 HUB 设备 。 这个 USB 3.2 的设计采用了通用的驱动程序 ， 无论工作于何种模式都实现了驱动程序复用，帮助客户 最大 程度降低 软件 研发投入以及各种形式的硬件驱动电路适配中存在的不确定风险 。 USB 3.2 OTG 控制器 IP 支持 块读写 、中断和同步 模式等 所有类型的 USB 传输。这个 设计 支持 USB 规范 所定义的各种 低功耗功能， 包括 挂起、远程唤醒以及 USB 3.0 和 USB 2.0 所定义的 链路电源管理状态 机 。 另外还支持各种 USB 2.0 测试模式功能 、 USB IF 认证所需的 USB 3.0 合规性和 USB 3.0 环回模式 等功能 。这个 设计也支持 RSP 、 SRP 、 HNP 和 ADP 等 OTG 功能， 以及这些功能从软件侧进行的开关控制。 USB 3.2 PHY IP 支持 USB 3.2 、 USB 2.0 、 UTMI+ 和 PIPE4.0 规范 的要求 。 这个 设计包括 高速混合信号电路，支持 USB 3.2 Gen2 和 Gen1 吞吐量的规格 ，后 向 兼容 USB 2.0 规范的 高速 （ 480Mbps ）、全速 （ 12Mbps ） 和低速 （ 1.5Mbps ） 等配置 ， 这个 PHY 设计 还包含有源开关 电路，实现 支持双向插 拔 和 USB Type-C 形式接口所定义的 特定功能； 电路的时钟可以选择 25MHz 晶体 振荡器电路和数字系统供应 的 外部时钟 源；...
Read more