得完整 UFS 3.1 控制器解决方案

 

全球独立的半导体 IP 核供应商和技术专业公司 T2MIP 很高兴地宣布，完成了向某中国头部手机芯片设计公司的UFS解决方案的整体授权，包括 UFS v3.1 主机控制器 IP 核、MIPI M-PHY v4.1 IP 核和 MIPI UniPro v1.8 IP 核，客户将在其 芯片中对UFS 设备的管理采用这个方案，这个方案可最大限度的提高高密度数据闪存的处理速度。该解决方案符合 JEDEC 标准要求，来自T2MIP的合作伙伴，通过硅验证。

该IP组合包括 M-PHY、Unipro 和 UFS 控制器，除这些IP核外还，还包括模块化的专门设计，这些小模块包括 F-PHY、稳压器、电压检测器、振荡器、热传感器、噪声发生器、GPIO 和电源开关等，这种模块化的 UFS 3一体解决方案有助于接口管理和电源管理/控制过程的维护和执行，简化其导入芯片系统设计的过程。

该解决方案的核心部分是 UFS v3.1 主机控制器 IP 核，这是一个 UFS 同步串行接口，适用于低功耗设计，实现主机处理器和大容量存储设备（如闪存和其他非易失性存储器）间的通信。这种通信需要UFS 设备，使用 MIPI UniPro 作为协议并使用 MPHY 作为 PHY 层。该 UFS 遵循常用方法，在 TAG 重叠/LBA 重叠的支持下，可实现数据块在计算机存储设备位置上的指定存储。其结构化的同步设计实现UPIU 数据包全方位的输入和输出。

MIPI M-PHY 和 MIPI Unipro 控制器 IP 核作为无损和高密度闪存的整体 UFS 解决方案的组成部分进行授权。该 MIPI M-PHY v4.1 IP 核是一种具有高带宽能力的串行接口技术，并且能够支持为移动应用特别开发的最高 速率达11.6Gbps 的 HS Gear4 ，具有引脚数量少和功耗效率高的特点。MIPI Unipro v1.8 控制器 IP 核提供通过 MIPI M-PHY 实现UniPro 链接的功能。这是一种高性能、芯片到芯片、用于移动应用的串行互连总线，其最大 R/W 速率高达 2170MB/s。

UFS 主机控制器 IP 核与 MIPI M-PHY IP 核和 MIPI UniPro 控制器 IP 核也广泛应用于半导体设计领域的企业计算、存储区域网络、无线和移动设备、物联网、嵌入式系统和其他消费电子产品……

除了 UFS、M-PHY 和 Unipro IP 核，T2M 广泛的硅接口 IP 核系列还包括 USB、HDMI、显示端口、DDR、MIPI（CSI、DSI、Soundwire、I3C）、PCIe、10/100/1000 以太网、V by One、可编程 SerDes、SD/eMMC 等，可在主要工厂以低至 7 纳米的工艺几何尺寸进行生产。这些产品还可以根据要求被移植到其他晶圆代工厂和前沿制程节点。


 

可用性：这些半导体接口 IP 核可立即获得许可，既可独立使用，也可与预集成的控制器和 PHY 一起使用。如需了解更多关于许可选件和价格的信息，请发送请求/邮件至

关于 T2M：T2MIP是一家全球性独立半导体技术专业公司，可提供复杂的半导体 IP 核、软件、KGD 和颠覆性技术，帮助您加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星 SoC。如需更多信息，请访问：www.t-2-m.com

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more