MIPI M-PHY 4.1, UFS 3.1, Unipro 1.8 Controller IP Cores China

全球独立的半导体 IP供应商和技术专业公司T2M-IP 发布来自其伙伴的MIPI  M-PHY 4.1，  UFS 3.1和, Unipro 1.8 IP，这些IP通过MIPI联盟认证，能够支持UFS程序应用并根据客户需求移植到对应晶圆厂的工艺节点。目前全球半导体行业面临短缺和供应过剩的并行的挑战，成熟的IP产品供应链是解决当前供需矛盾的有效方案。当今所有开发人员都尽可能加速产品的研发以抢占行业风口，T2M-IP能够在提供完美的Total UFS解决方案，能够帮助大量的闪存应用项目尽早上市。

MIPI M-PHY v4.1 IP 是最新的MIPI功能存储IP解决方案，具有高带宽能力的串行接口以及高达11.6Gbps的HS Gear4速率。MIPI M-PHY IP 依附在RMMI接口上，允许UniPro控制器和UFS控制器。

MIPI UFS v3.1 控制器 IP 是一UFS 同步串行接口，兼容 UFS 版本 3.1 规范。这个IP支持各种低成本设备，并为其提供了简单的接口。此外，在构建UFS系统时，这个IP还能够提供统一内存扩展JESD220- 1A和多用户数据分区与增强用户数据区选项。

MIPI Unipro v1.8 控制器 IP 符合最新的 MIPI UniPro v1.8 规范，最大 R/W 性能为 2170MB/s。MIPI UniPro 是用于移动应用领域的高性能、芯片到芯片的串行连接总线。在产品设计中，通过这个IP客户能够简单地集成PHY和控制器，降低产品设计的风险，并通过UniPro控制器IP核中的UFS IP解决方案，UFS控制器IP核和M-PHY IP，缩短产品的研发周期。

MIPI M-PHY 4.1、UFS 3.1 和 Unipro 1.8 IP 已在半导体行业连接基于闪存的存储、相机和射频子系统，以及提供芯片到芯片处理器间通信 （IPC）等领域具有成熟的应用案例。此外，这个IP还能够在企业级计算、存储区域网络、无线和移动设备、物联网、嵌入式系统和其他消费电子存储设备施展才能。


 除了MIPI M-PHY4.1，UFS3.1和Unipro1.8 IP外，T2M广泛的硅接口IP产品组合还包括USB，HDMI，显示端口，DDR，MIPI（CSI，DSI  ，Soundwire，I3C），10/100  /1000以太网，可编程SerDes，SD / eMMC，   Analog IP 等，可根据客户需求移植到不同晶圆厂的主流工艺节点，最小工艺尺寸小7nm。

可用性：这些半导体IP可以立即对客户进行授权，既可以单独授权，也可与预集成的控制器和PHY组合授权。有关授权的选择和报价等更多信息，请发送邮件至contact@t-2-m.com，进行了解。

关于T2M：T2MIP是全球独立的半导体专业授权技术公司，提供复杂的半导体IP、软件、KGD和颠覆性技术，帮助客户加速开发可穿戴设备、物联网、通信、存储、服务

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more