T2M MIPI DSI CSI Controllers IP Cores China

全球独立的半导体IP供应商和授权专业公司T2MIP高兴地宣布，来自其伙伴的MIPI DSI和CSI Tx-Rx控制器IP已经在主要代工厂的主要节点与PHY的设计进行了验证，各项指标达到要求可立即向客户授权。这一组控制器IP最高支持7nm的铸造工艺，并且在多种芯片方案得到应用实现量产。这些量产芯片用于高速显示和摄像头接口，最高可实现下一代产品所要求的4K分辨率。

 

MIPI DSI Tx-Rx控制器IP可以为应用于智能手机、平板电脑、计算机、汽车电子和其他多屏幕场景的芯片提供灵活、高速的处理接口；MIPI CSI Tx-Rx控制器IP采用常规的快速协议，实现静态和动态图片从摄像头到应用处理器的传输。这两类控制器IP支持显示数据的解码和图像数据的后续处理，广泛应用于移动产品和高速串行处理芯片的应用，为消费类电子产品升级到下一代UHD（超高清）规格铺平了道路。

 

这个设计采用可编程的通道配置机制，能够实现每个通道2.5Gbps的传输速率，4个通道可实现10Gbps的传输速率，其中的数据通道D-PHY的版本为V2.0。这个IP采用高度灵活的架构，支持正向和反向的数据流、支持命令和视频模式、支持burst和非burst模式、支持脉冲和事件模式。这个设计支持多种色彩管理方案，采用分层的处理模式支持，显示流压缩技术，包括16、18和36 bpp的不同配置。另外还支持各种时钟选通模式的无损虚拟可配置数据传输，最多支持4路虚拟通道。

 


这个MIPI CSI Tx-Rx控制器IP的设计用于整合摄像头子系统，包括RAW图像传感器、SOC摄像头、图像信号处理器（ISP）以及与主处理器（如移动终端的应用处理器）的桥接设备。这个MIPI CSI Tx-Rx控制器IP符合MIPI CSI3 V1.0、MIPI M-PHY spec v2.0规范和MIPI UniPro v1.8规范，其数据传输通道每个方向最多可配置4条MPHY通道（每条通道传输速率在10Mbps - 5.8Gbps之间）。此外，CSI控制器相较于上一代的重大更新为其支持CPC的专用CPORT和像素/嵌入式数据传输的CPORT，并可支持两路像素数据的交织处理。

 

MIPI DSI和CSI控制器IP核以及MIPI D-PHY IP核可应用于半导体行业的智能手机、监控摄像头、汽车摄像头、智能手表显示器、数字电视、手持式电脑、个人电脑和其他工业用途。

 

除了MIPI D-PHY IP核，T2M广泛的硅接口IP组合还包括各种有线接口IP，这些设计在主流制造厂的工艺节点可达7nm,并且可以根据客户的具体要求定制或者移植到其他晶圆厂的相应工艺节点上生产。

 

可用性：这些半导体IP可以立即进行客户授权，既可以单独授权，也可与预集成的控制器和PHY组合授权。有关授权的选择和报价等更多信息，请发送邮件至contact@t-2-m.com，进行了解。

 

关于T2M：T2MIP是全球独立的半导体专业授权技术公司，提供复杂的半导体IP、软件、KGD和颠覆性技术，帮助客户加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星SoC。欲了解更多信息，请访问：www.t-2-m.com

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more