T2M卓越的车规级接口IP集锦

全球独立的半导体IP供应商和授权专业公司T2MIP高兴地宣布，符合ISO 26262标准的车规级硅验证IP已通过7nm工艺的量产验证，这个设计在主流芯片制造厂实现了量产，这一组数字与模拟设计的IP可以为汽车电子相关应用提供可靠的连接。

 随着新能源汽车的出现和其他汽车电子功能的发展，整个行业对半导体技术的需求已经超过了传统的机电控制和数据传输的范畴。半导体行业正在加速为汽车电子SoC芯片各种功能的实现提供相关设计，这些芯片的功能包括复杂的电路控制流程、人工智能（AI）、高级驾驶辅助系统（ADAS）和车载信息娱乐系统等。


  T2M致力于帮助客户设计符合安全性及可靠性要求的汽车电子产品，为此T2M所提供的车规级接口IP系列都通过了相关的生命安全、系统安全性、品质控制和可靠性的严格标准测试。这些车规级IP产品包括车载设备传输接口、车载信息及娱乐显示接口等，提供高性能的数据处理和高级的互联功能。这些IP设计符合ISO 26262规范的最新版本要求：

 l  USB PHY IP和控制器IP

l  PCIe PHY IP和控制器IP

l  显示端口PHY IP和控制器IP

l  MIPI（DPHY，MPHY）和控制器IP

l  CAN总线控制器IP

l  LIN总线控制器IP

l  高速内存编译器

 这些IP设计符合ISO 26262的相关安全规范要求和AEC-Q100可靠性规范要求，并且在实际的汽车电子SoC芯片中得到应用。T2M所发布的CAN总线IP和LIN总线IP通过了ASIL（汽车安全完整性等级）所有等级的认证测试，包括ASIL A、B、C和D四个安全等级，其中ASIL-D是安全及可靠性的最高级别要求，因此这些IP符合最高等级的安全性关键流程和最严格测试规定的要求。

 除了车规级IP外，T2M广泛的硅接口IP组合还包括各种有线接口IP，这些设计在主流制造厂的工艺节点可达7nm,并且可以根据客户的具体要求定制或者移植到其他晶圆厂的相应工艺节点上生产。

 可用性：这些半导体IP可以立即进行客户授权，既可以单独授权，也可与预集成的控制器和PHY组合授权。有关授权的选择和报价等更多信息，请发送邮件至contact@t-2-m.com，进行了解。

 关于T2M：T2MIP是全球独立的半导体专业授权技术公司，提供复杂的半导体IP、软件、KGD和颠覆性技术，帮助客户加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星SoC。欲了解更多信息，请访问：www.t-2-m.com

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more