T2M发布HDMI 2.0 Tx PHY和控制器IP核!用户可获得源代码级别的全部授权

 

全球独立的半导体IP核供应商和技术专业公司T2MIP高兴地宣布，可以向全球客户提供全套的HDMI 2.0 Tx PHY和控制器IP核授权，交付件包括全部源代码，用户拥有完全的修改权及无限次使用权。

HDMI 2.0 Tx PHY和控制器IP核满足4K超高清显示器对音、视频流无损伤传输的需求，其输入为与TMDS时钟同步的三组数据流，数据流最小带宽为10比特。三组输入数据流进行串行处理后，与时钟信号构成差分序列进行传输。这个IP核还包括高速串行转换电路和输出差分缓冲电路，以及配套的差分输出焊盘设计和时钟电路所需的高精度电源。数据流的处理速度由TMDS时钟决定，可配置的时钟工作范围是25MHz至600MHz。

 

HDMI 2.0 Tx PHY和控制器IP核的设计遵循HDMI 2.0规范的要求。在60Hz频率下支持2K、4K分辨率的传输，也支持60Hz频率下 1080p分辨率的3D格式传输。整个设计采用分层和模块化的架构，可以实现音、视频数据高达18Gbps（3 X 6Gbps/通道）无损传输。考虑到客户将该设计集成到芯片应用的具体需求，设计也包含了对电路基板/封装工艺带来的寄生参数进行预加重的处理电路，并且预加重电路可以进行编程调整。

 


该IP核模拟电路采用1.8V+150mV供电；数字电路采用1.0V（0.85V至1.1V）供电，整体设计从功耗、面积、数据处理效率角度进行了优化，实现了较小设计面积的低功耗处理，同时提升了数据处理效率。用户获得的电路设计还包括配套的PLL电路和IO 焊盘的接口电路。这个设计的突出优点是其可靠性，这是由功能测试所需的Speed BIST自检电路、可单独测试的数字电路和定制数字逻辑，以及实现电气测试的PRBS电路构成，这些测试电路均集成在该IP中。T2M公司在全球范围内向客户提供白盒方式的交付件。所谓白盒方式是指用户获得了不限使用次数的永久授权，授权客户拥有完全自主的修改权（规格调整、缺陷修改、新工艺节点移植）。HDMI 2.0 Tx PHY和控制器IP核已被半导体行业提供的各种多媒体设备采用，包括电视、个人电脑、虚拟广告板、汽车和其他电子消费领域的产品....

 

除了HDMI 2.0 Tx PHY和控制器IP核，T2M广泛的硅接口IP核组合包括USB、PCIe、串行ATA、HDMI、显示端口、MIPI、DDR、可编程SerDes、SD/eMMCs、1G以太网和更多带有匹配PHY的控制器，可在主要工厂以小至6纳米的工艺尺寸提供。这些设计还可以根据客户的要求移植到其他晶圆厂和新的工艺节点。

 

可用性：这些半导体IP核可以立即进行客户授权，既可以单独授权，也可与预集成的控制器和PHY组合授权。有关授权的选择和报价等更多信息，请发送邮件至contact@t-2-m.com，进行了解。

 

关于T2M：T2MIP是全球独立的半导体专业授权技术公司，提供复杂的半导体IP核、软件、KGD和颠覆性技术，帮助客户加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星SoC。欲了解更多信息，请访问：www.t-2-m.com

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more