T2M发布22nm LP 5G Sub-6GHzIP核

 全球独立的半导体IP核供应商和技术专业公司T2MIP很高兴地宣布，其伙伴研发的22nm LP RF 5G Sub 6GHz RF收发器IP核，已通过CMOS工艺验证，可用于低功耗蜂窝和工业物联网应用以及固定无线接入场景，能够便捷地集成到您研发的SoC芯片中。

该5G Sub 6GHz射频收发器IP核完全符合3GPP标准，支持 2x2 的天线通道配置，并集成了频率合成器和模拟混合信号功能。该射频IP核支持蜂窝式3GPP 5G/4G/3G协议的应用，是固定无线接入的理想选择，具有高度的可编程性。同时该IP可工作于FDD和TDD模式，可与GPS接收器和频率合成器集成，最终的工艺尺寸较小。该射频IP核支持高达200MHz的射频通道带宽，具有超低的功耗，是物联网应用的理想选择。

5G 系统的初始部署采用 FR1 频段（7.125GHz 频段），另外也可采用24GHz的毫米波 FR2 频段。采用MIMO技术 可进一步提升用户的数据吞吐量。MIMO 可部署在传统的整体 4G/LTE 网络中，并用作 2x2 和 4x4 配置。大规模 MIMO (mMIMO) 是 MIMO 的延伸，可将天线的数量提升到 64 个发射/64 个接收 (64T64R MIMO) 的配置。此外，利用波束成形技术在天线和特定UE之间创造一个集中的信号，提高。


可用性：该 5G Sub- 6GHz 射频收发器 IP 核可立即向客户进行技术授权。有关授权的选择和报价等更多信息，请发送邮件至contact@t-2-m.com，进行了解。

T2M 广泛的无线和蜂窝网络 IP 核还包括为这些射频收发器 IP 核匹配的数字和软件 IP，包括 5G UE 和 g-node B L1-L2-L3 堆栈 IP、NB-IoT 协议堆栈 SW+ 数字、NB-IoT 超低功率射频收发器 IP 核，GNSS 多制式射频接收器 IP 核以及具有超低功率和高性能的 GNSS 多星座数字 IP。广泛的产品系列还包括接口和高速模拟数据转换器。这些 IP 可以立即获得许可

关于 T2M：T2MIP是一家全球性独立半导体技术专业公司，可提供复杂的半导体 IP 核、软件、KGD 和颠覆性技术，帮助您加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星 SoC。欲了解更多信息，请访问：www.t-2-m.com

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more