T2M发布适用于千兆网络的1G以太网PHY IP核

伴随着财年进入最后一个季度，全球独立的半导体IP核供应商和专业技术授权公司T2MIP高兴地宣布其合作伙伴的GbE（10/100/1000 Base-T）PHY IP核可立即进行客户技术授权。该IP核的功耗和芯片面积指标令人印象深刻，能够便捷地集成到任何芯片的子系统中。

这个1G以太网PHY IP核是高度集成的单芯片方案，适用于千兆10/100/1000以太网应用，已在主要芯片制造厂实现量产。IP核符合IEEE 802.3u/ab标准的单端口千兆以太网物理层收发器规格要求，具有较低的功耗，支持以10BASE-T、100BASE-T和1000BASE-T的模式工作，可通过GMII（Giga媒体独立接口）或RGMII连接媒体访问控制层（MAC）实现无障碍的网络流媒体业务。


因为支持GMII和MII的双端口MAC接口，数字1G以太网MAC、TSN MAC和PCS控制器IP核可以和GPHY IP核组合授权。另外这个IP核也支持IEEE 1500规范，可以实现SoC集成测试所需的链路模式、状态、速度、活动和碰撞的LED指示灯。这些功能可以提高最终用户的网络体验。

除支持半双工和全双工模式外，GPHY还具有领先的抖动容限和内置自检功能，包括模式发生器/自检器。它还包括内置的差错计数器和自检电路，可以实现对信号质量的监测。该IP核的适用范围广泛而又灵活，支持汽车电子连接功能所需的BroadR-Reach™技术。

 1G以太网PHY IP核可以以白盒的形式在全球范围内向客户授权，所谓白盒授权是无使用次数限制的永久授权方式，授权客户拥有完全自主的修改权（规格变更、缺陷修正、其他工艺节点移植）。千兆位以太网PHY IP核还可用于半导体行业的数据服务器、汽车、多媒体设备、路由器和其他消费电子....。

 除了1G以太网PHY IP核，T2M广泛的硅接口IP核组合包括USB、PCIe、串行ATA、HDMI、显示端口、MIPI、DDR、可编程SerDes、SD/eMMC和更多带有匹配PHY的控制器，可在主要工厂以小至6纳米的工艺几何尺寸使用。它们还可以根据要求被移植到其他晶圆厂和前沿工艺节点。

 可用性：这些半导体IP核可以立即进行客户授权，既可以单独授权，也可与预集成的控制器和PHY组合授权。有关授权的选择和报价等更多信息，请发送邮件至contact@t-2-m.com，进行了解。

关于T2M：T2MIP是全球独立的半导体专业授权技术公司，提供复杂的半导体IP核、软件、KGD和颠覆性技术，帮助客户加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星SoC。欲了解更多信息，请访问：www.t-2-m.com

 

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more