T2M宣布其伙伴的超高速SD 4.1 UHS-II PHY IP核

全球独立的半导体IP核供应商、专业技术授权公司T2MIP高兴地宣布，其合作伙伴的SD 4.1 UHS-II PHY IP核已在主要工厂和节点进行了硅验证，并已在多个芯片组实现量产。这种SD卡的解决方案具有超高速、高存储的特点，可应用在各种相关的场景中。

 

SD 4.1 UHS-II IP核是符合UHS-II接口规范的物理层实现技术，适用于SDHC和SDXC定义的下一代超高速连接技术。该PHY IP核符合SD 4.1规范的SDHC/SDXC UHS-II标准，由可综合的数字电路和实现SerDes混合信号电路组成，其支持的数据速率从390Mbps到1.56Gbps；另外还包括一个双向、双通道接收器/发射器电路，支持全双工、半双工两种工作模式。

 


这个IP核与链接层的接口位宽16bit，接口的速率最高可达1.56Gbps，并可根据情况相应调整。该IP核支持低功耗模式，对驱动电路的电压进行调整，其混合信号电路可进行参数配置，实现对指标的灵活支持。与市场上的同类产品对比，其电路的硅片面积较小。该IP核的RCLK频率范围是26~56MHz，并配置有内置PLL电路和时钟恢复电路；另外该设计还支持BIST功能，配置有片上端路电阻。

 

这个IP核独特的SerDes设计，可以低功耗的方式将UHS-II的连接速率进行调整，最高可达312Mbps。因为物理层参数的可配置性，这个IP核可用于设备和主机两类产品。也可集成于需要SDIO接口的SoC芯片。

 

这个IP核广泛地用于半导体行业中SD卡、数码相机、数字视频、数字电视、媒体播放器、掌上电脑、个人电脑和其他工业产品中。

 

除了UHS-II PHY IP核，T2M广泛的硅接口IP核组合包括USB、HDMI、显示端口、MIPI（CSI、DSI、UniPro、UFS、RFFE、I3C）、PCIe、DDR、10/100/1000以太网、V-by-One、可编程SerDes、OnFi等，其主要供货工厂的工艺可低至7nm。它们还可以根据要求被移植到其他晶圆厂的工艺中以及在前沿工艺节点中也可使用。

 

可用性：这些半导体IP核可以立即进行客户授权，既可以单独授权，也可与预集成的控制器和PHY组合授权。有关授权的选择和报价等更多信息，请发送邮件至MailTo，进行了解。

 

关于T2M：T2MIP是全球独立的半导体专业授权技术公司，提供复杂的半导体IP核、软件、KGD和颠覆性技术，帮助客户加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星SoC。欲了解更多信息，请访问：www.t-2-m.com

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more