MIPI RFFE Master Slave Controller IP Cores control RF Front End Interfaces

T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s MIPI RFFE v3.0 Master and Slave Controller IP Cores which are mature, proven and in production chips with High performance and low power consumption support.

MIPI RFFE v3.0 Controller IP Cores, is the standard interface for control of radio frequency (RF) front-end (FE) subsystems. It delivers swift, agile, self-regulating, and complete control of the complex RF subsystem environment. The MIPI RFFE Master/ Slave Controller IP Cores is a full-featured, easy-to-use, synthesizable design that is easily integrated into any SoC or FPGA development. It can also support a variety of host bus interfaces for easy adoption into any design architecture – AXI, AHB, APB, OCP, VCI, Avalon, PLB, Wishbone or custom buses. MIPI RFFE v3.0 is also backward compatible with all prior generations


RFFE is a two-wire interface that uses non-terminated, single-ended CMOS I/Os for lower power. It can be used with a broad range of bus operating frequencies and Supports Command Frame, Data/Address Frame, No Response Frame, Bus ownership transfer, Interrupt polling, Master write and read, multi-master configuration, support for carrier aggregation and the use of multiple transceivers, dual-SIM designs and reserved registers that improve the efficiency of hardware and software development.

MIPI RFFE v3.0 IP cores, is designed to provide more accurate timing precision and reduced latencies needed for the technical advancement of 5G. The MIPI RFFE IP cores provides a simplified, fast, and more comprehensive control over the RFFE subsystems and deliver the specific capabilities necessary for traditional sub-6 GHz cellular bands. MIPI RFFE v3.0 IP cores delivers enhanced triggering features and functionality for synchronizing and scheduling changes in register settings across multiple devices enabling a better ecosystem along with 5G, LTE, GNSS, Nb-IoT, SDR or any other RF components.

MIPI RFFE Master/Slave Controller IP cores along with RF Front-End IPs have been used in semiconductor industry’s Cellular Electronics, IoT, Automotive, Industrial, Broadcast etc…

In addition to MIPI RFFE IP Cores, T2M ‘s broad silicon Interface IP Core Portfolio includes USB, HDMI, Display Port, MIPI(CSI, DSI, UniPro, UFS, I3C), PCIe, DDR, 10/100/1000 Ethernet, V by One, Serial ATA, programmable SerDes, and many more, available in major Fabs in process geometries as small as 7nm. They can also be ported to other foundries and leading-edge processes nodes on request.

Availability: These Semiconductor Interface IP Cores are available for immediate licensing either stand alone or with pre-integrated Controllers. For more information on licensing options and pricing please drop a request / MailTo

About T2M: T2MIP is the global independent semiconductor technology experts, supplying complex semiconductor IP Cores, Software, KGD and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB and Satellite SoCs. For more information, please visit: www.t-2-m.com

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging compa
Read more

HDMI 2-0 Rx PHY IP Cores in 12FFC process Technology with matching Controller

Image
  T2M-IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce its HDMI 2.0 Rx PHY IP cores , Silicon Proven in 12FFC process technology along with matching Controller IP   Cores   available immediately for licensing. The HDMI 2.0 Rx IP cores provides a best-in-class Receiver functionalities for a lossless display interface in ultra-high-definition multimedia SoCs.   This HDMI 2.0 Rx PHY IP Cores in 12FFC with matching Controller IP cores confirms with HDMI standard version 2.0b and offers a full HDMI receiver capability. It is made up of two modules: a link module and a physical layer (PHY). The link module is implemented as a synthesizable soft IP core, whereas the PHY IP core is fully compatible with DVI receiver and implemented as a hard IP based on 28HPC+ CMOS logic process. The transmission of audio-visual material is secured by an integrated HDCP (High-bandwidth Digital Content Protection) encryption. Keeping up with
Read more

MIPI CSI 2 Tx Rx Silicon Proven Controller IP Cores

Image
 T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s MIPI Alliance Standard MIPI CSI-2 v2.0 Tx and Rx Controller IP Cores for all types of High performance Camera applications. The CSI-2 Tx and Rx IP Cores are Production Proven and have been integrated with matching PHY’s in different process nodes in major Fabs. The MIPI Camera Serial Interface (CSI-2) is an interface between a camera and an image-processing engine. MIPI CSI Transmitter and Receiver adheres to MIPI CSI-2, MIPI D-PHY and MIPI C-PHY specification. The MIPI CSI-2 Transmitter along with MIPI CSI-2 Receiver and MIPI DPHY provides a complete solution for encoding MIPI data. The Layered architecture allows for 4 virtual configurable channels and Colour modes of 16, 18, 24 and 36 bpp. The Controllers can also support YUV420 8, YUV422 8, RGB 888, 565, 666, 555 & 444 and RAW 6, 7, 8, 10, 12 & 14 The MIPI CSI-2 v2.0 T
Read more