SD/eMMC 主机和设备控制器 IP 授权

全球独立的半导体 IP 核供应商和技术专业公司 T2MIP  很高兴地宣布，其合作伙伴的 JEDEC 标准SD/eMMC 主机和设备控制器与配套的 PHY IP 核完成了主要工厂主要节点的硅验证，在多种芯片组进行量产，可以向芯片设计客户进行技术授权。

SD/eMMC v5.1 主机和设备 IP 核是一种嵌入式非易失性存储器系统，由闪存和闪存控制器组成，通过对处理核的优化，实现了主机和设备控制器 的高速处理，简化了物理层的接口设计。降低产品开发的集成及验证难度与复杂度，缩短了设计到量产的时间周期。 

这个SD/eMMC 主机和设备控制器以及 PHY IP 核组合针对 eMMC v5.1规格的要求，通过 SD v5.1 功能增强存储功能，满足移动、消费、物联网和汽车应用日益增长的存储需求。产品符合 JEDEC 的 JESD84-B51 标准且其安全数字（SD）部分支持 SD5.1 及后续规格（Class 1，视频速度性能），支持选择 SD 或 SPI 模式。为了安全地存储和传输数据，SD/eMMC IP 核同时提供数据写入保护和密码保护功能。多总线宽度的特点能实现主机和设备设计的灵活性和更高的数据传输带宽。


带有配套 PHY IP 核的 SD/eMMC 主机和设备控制器可支持高速双数据率传输（52MHz）、eMMC 的单日期率传输（200MHz）和 SD 的默认速度模式（25MHz，最高 12.5MB/秒）、高速模式（50MHz，最高 25MB/秒）。SD/eMMC IP 核具有低成本、低功耗和相对小面积的特点，使其能够用于便携式和空间有限的产品中。

SD/eMMC 主机和设备控制器以及 PHY IP 核已用于半导体行业的蜂窝电子、物联网传感器、导航系统、消费电子产品、掌上电脑和其他工业应用……

除了 SD/eMMC IP 核，T2M 广泛的硅接口 IP 核系列还包括 USB、HDMI、显示端口、MIPI（CSI、DSI、UniPro、UFS、Soundwire、I3C）、PCIe、DDR、10/100/1000 以太网、V by One、可编程 SerDes、OnFi 等产品，在几个主要工厂中，其制造几何尺寸最小可达 7 纳米。这些产品还可以根据要求被移植到其他晶圆代工厂和前沿制程节点。

可用性：这些半导体接口 IP 核可立即获得许可，既可独立使用，也可与预集成的控制器和 PHY 一起使用。如需了解更多关于许可选件和价格的信息，请发送请求/邮件至

关于 T2M：T2MIP是一家全球性独立半导体技术专业公司，可提供复杂的半导体 IP 核、软件、KGD 和颠覆性技术，帮助您加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星 SoC。如需更多信息，请访问：www.t-2-m.com

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging compa
Read more

HDMI 2-0 Rx PHY IP Cores in 12FFC process Technology with matching Controller

Image
  T2M-IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce its HDMI 2.0 Rx PHY IP cores , Silicon Proven in 12FFC process technology along with matching Controller IP   Cores   available immediately for licensing. The HDMI 2.0 Rx IP cores provides a best-in-class Receiver functionalities for a lossless display interface in ultra-high-definition multimedia SoCs.   This HDMI 2.0 Rx PHY IP Cores in 12FFC with matching Controller IP cores confirms with HDMI standard version 2.0b and offers a full HDMI receiver capability. It is made up of two modules: a link module and a physical layer (PHY). The link module is implemented as a synthesizable soft IP core, whereas the PHY IP core is fully compatible with DVI receiver and implemented as a hard IP based on 28HPC+ CMOS logic process. The transmission of audio-visual material is secured by an integrated HDCP (High-bandwidth Digital Content Protection) encryption. Keeping up with
Read more

MIPI CSI 2 Tx Rx Silicon Proven Controller IP Cores

Image
 T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s MIPI Alliance Standard MIPI CSI-2 v2.0 Tx and Rx Controller IP Cores for all types of High performance Camera applications. The CSI-2 Tx and Rx IP Cores are Production Proven and have been integrated with matching PHY’s in different process nodes in major Fabs. The MIPI Camera Serial Interface (CSI-2) is an interface between a camera and an image-processing engine. MIPI CSI Transmitter and Receiver adheres to MIPI CSI-2, MIPI D-PHY and MIPI C-PHY specification. The MIPI CSI-2 Transmitter along with MIPI CSI-2 Receiver and MIPI DPHY provides a complete solution for encoding MIPI data. The Layered architecture allows for 4 virtual configurable channels and Colour modes of 16, 18, 24 and 36 bpp. The Controllers can also support YUV420 8, YUV422 8, RGB 888, 565, 666, 555 & 444 and RAW 6, 7, 8, 10, 12 & 14 The MIPI CSI-2 v2.0 T
Read more