MIPI RFFE 主从控制器 IP 核

全球独立的半导体 IP 核供应商和技术专业公司 T2MIP 很高兴地宣布，合作伙伴开发的 MIPI RFFE v3.0 主从控制器 IP 核已经成熟，经过验证后已投入量产，具备高性能、低能耗等突出优点。

用于控制射频 (RF) 前端 (FE) 子系统的标准接口MIPI RFFE v3.0 控制器 IP 核，可对复杂的射频子系统环境进行迅速、敏捷、自我调节式的完整控制。MIPI RFFE 主/从控制器 IP 核是一种功能齐全、便于使用、可同步设计且可轻松集成至任何 SoC 或 FPGA 开发中的产品。可支持各类主机总线接口， 包括AXI、AHB、APB、OCP、VCI、Avalon、PLB、Wishbone 或自定义总线。便于各种设计架构的集成应用，MIPI RFFE v3.0 具备后向兼容能力，支持所有前几代产品规格。

RFFE，采用非端接的单端 CMOS I/O两线形式的接口，可低功耗运行。广泛适用于总线工频，可支持命令帧、数据/地址帧、无响应帧、总线控制权转移、中断轮询、主站读写、多主站配置、支持载波聚合和使用多个收发器、双 SIM 设计和预留寄存器，从而提高软硬件开发效率。

MIPI RFFE v3.0 IP 核旨在跟随 5G 技术进步，提高计时精度，降低延迟。MIPI RFFE IP 核实现对 RFFE 子系统的简化、快速和更为全面的控制，并提供传统 6GHz 以下的蜂窝网络频段所要求的业务功能。MIPI RFFE v3.0 IP 核具有增强的触发特性和功能，用于同步和调度跨多个设备的寄存器设置调整，使其与 5G、LTE、GNSS、Nb-IoT、SDR 或任何其他射频组件一起形成更良好的生态系统。

该MIPI RFFE 主从控制器 IP 核与各类射频前端 IP 已在半导体行业的蜂窝电子、物联网、汽车、工业、广播等领域得到广泛应用。

除 MIPI RFFE IP 核外，T2M 广泛的硅接口 IP 核系列产品还包括USB、HDMI、DisplayPort、MIPI（CSI、DSI、UniPro、UFS、I3C）、PCIe、DDR、10/100/1000Ethernet 、V by One、串行 ATA、可编程 SerDes 等，在主要的晶圆厂中，工艺几何尺寸小至 7 纳米。这些产品还可以根据要求被移植到其他晶圆代工厂和前沿制程节点。

可用性：这些半导体接口 IP 核可立即获得许可，既可独立使用，也可与预集成的控制器和 PHY 一起使用。如需了解更多关于许可选件和价格的信息，请发送请求/邮件至

关于 T2M：T2MIP是一家全球性独立半导体技术专业公司，可提供复杂的半导体 IP 核、软件、KGD 和颠覆性技术，帮助您加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星 SoC。如需更多信息，请访问：www.t-2-m.com

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more