T2M推出适用于物联网应用的无线射频收发器 IP

 

全球独立的半导体 IP 核供应商和技术专业公司 T2M-IP 很高兴地宣布，其合作伙伴可以在各工厂（台积电、联电、中芯国际、三星）的主要节点（包括 40 纳米、28 纳米和所有低至 14 纳米的 Finfet 设计中）提供经过硅验证的超低功率模拟数据转换器 (ADC) IP 核，也可根据客户的要求进行定制。

此类 ADC 和 DAC IP 核涵盖广泛应用，从音频应用、微控制器到高速机顶盒、Wi-Fi 和汽车、雷达和 5G 应用。这些数据转换器包括 Sigma-Delta、SAD、时间交织 SAR 和流水线 型等架构的ADC设计。

该 ADC/DAC 系列 IP 核的可用范围从 8 位分辨率到 24 位，支持的采样率为数 Ksps 到 4+Gsps。关键的差异化因素包括超低功率和低芯片面积，以及业界最佳的性能数据。

ADC IP 核的性能主要由其带宽和信噪比 (SNR) 决定。ADC 的带宽主要由其采样率决定。ADC IP 核的信噪比受诸多因素的影响，包括分辨率、线性度和精度（量化水平与真实模拟信号的匹配程度）、混叠和抖动。我们的模拟数据转换器系列可实现提供最低的信噪比，并具有更高的精度和 CMRR。此类 ADC/ DAC IP 核包括用于数据通信的 SPI 接口。


 T2M 广泛的无线 IP 核还包括 22 纳米 ULL 的蓝牙双模式 v5.2 射频收发器 IP 核、40/55 纳米 BLE v5.2 / 15.4 (0.5mm2) 射频收发器 IP 核、40ULP NB-IoT/Cat M UE 射频收发器 IP 核、Sub6 Ghz 射频收发器 IP 核，均可根据客户要求移植到其他节点和铸造厂。

可用性：这些模拟数据转换器 IP 核可立即获得许可。如要了解许可选项和价格的进一步信息，请通过以下方式提出请求：联络。

关于 T2M：T2MIP是一家全球性独立半导体技术专业公司，可提供复杂的半导体 IP 核、软件、KGD 和颠覆性技术，帮助您加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星 SoC。如需更多信息，请访问：www.t-2-m.com

 

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more