T2M推出适用于物联网应用的无线射频收发器 IP 核，可立即获得许可

 

全球独立的半导体 IP 核供应商和技术专业公司 T2MIP 宣布其合作伙伴的 VESA 标准 eDisplay Port / Display Port v1.4 Rx PHY IP和配套的控制器IP 通过主要代工厂的22ULP、28HPC+ 和 40LP 工艺节点硅验证，具有高效率和低功耗特点。

eDisplay Port / Display Port v1.4 Rx PHY 和控制器 IP 核的开发推翻旧有的 DVI、VGA 及其他标准，为显示应用带来新前景。这种符合 DisplayPort 1.4 版本的接收器 PHY 可支持 1.62Gbps (RBR) 到 8.1Gbps (HBR3) 的比特率。支持模拟电路的软件可配置功能，如带共模偏置的集成 100 欧姆终端电阻、CDR 带宽和可调整强度的集成均衡器，在1.8V/0.9V 的电源下，功能强大、省电且速度超快。

eDisplay Port / Display Port v1.4 Rx PHY IP 核符合 eDP 1.4a 版本/DP 1.3 版本，还支持 HDCP1.4 和 HDCP2.2。Rx PHY 可以在22 纳米、28 纳米和 40 纳米节点制造，由可配置的 (4/2/1) 链接通道和一个 AUX 通道组成。支持 1.62Gbps (RBR)、5.4Gbps (HBR2) 和 8.1Gbps (HBR3) 的比特率，DisplayPort IP 核的主链路有 1、2 或 4 条通道，并支持默认和增强型帧模式。Display Port的数据连接可与 18/24 位 RGB 数字视频输出格式的主 I2C 接口互连，同时还可以在这个接口中增加与外部 HDCP 密钥模块的连接。

eDisplay Port / Display Port v1.4 Rx 控制器 IP 核具有前向纠错的核心功能，并具有向后兼容的额外优势，而且还支持 1.62/2.7/5.4/8.1Gbps (HBR3) 比特率和所有推荐的链接速率。该产品支持具有 1、2 或 4 条通道的主链路运行，这又带来其他的应用功能，包括默认和增强的成帧模式 ；SST 模式； 正常和备用加扰器种子复位等。这些应用模式可通过 AMBA 接口对我们的 IP 核配置寄存器进行编程。


 eDisplay Port/Display Port v1.4 Rx 控制器和 PHY IP 核具有清晰的无损视频压缩技术，使 DisplayPort 的数据传输能力成倍增加，用于半导体行业的计算、数字显示屏、显示器、电视、汽车和其他消费电子产品。…

除eDisplay Port/Display Port IP 核外，T2M还提供USB、HDMI、MIPI（CSI、DSI、UniPro、UFS、Soundwire、I3C）、PCIe、DDR、10/100/1000 以太网、V by One、可编程 SerDes、Serial ATA 等广泛的硅接口 IP 核组合，可在主要工厂以小至 7 纳米的工艺尺寸提供。这些产品还可以根据要求移植到其他晶圆代工厂和前沿制程节点。

可用性：这些半导体接口 IP 核可立即获得许可，既可独立使用，也可与预集成的控制器和 PHY 一起使用。如需了解更多关于许可选件和价格的信息，请发送请求/邮件至

关于 T2M：T2MIP是一家全球性独立半导体技术专业公司，可提供复杂的半导体 IP 核、软件、KGD 和颠覆性技术，帮助您加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星 SoC。如需更多信息，请访问：www.t-2-m.com

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more