T2M发布其伙伴研发的Time-Interleaved Pipeline ADC IP，以14位高精度宽带提升汽车电子相关芯片的性能

全球独立的半导体IP核供应商和技术专业公司T2MIP很高兴地宣布，其合作伙伴14位宽带时间交错流水线ADC IP核的芯片设计通过28纳米FDSOI工艺的生产验证，支持4.32Gsps的采样速度。该IP核的交付件包括全套的源代码，授权客户可获得完全的修改权，以及无限次的使用权。

 该ADC可以显著提升汽车电子相关技术的性能，例如汽车传感器和其他相关组件如果配置高采样率的ADC，可降低数据向处理器传输的延迟，实现实时的处理。特别是采样速率直接影响到激光雷达的系统性能，这也关系到ADAS（高级驾驶辅助系统）的工作是否具有安全性和可靠性的最大保障。

 这个14位京都的ADC IP核其采样速率为4.32Gsps，采用 Pipeline ADC架构，已在主要芯片厂的主要工艺节点实现量产，支持60dB的信噪比（SNR），输入频率从54MHz到1.7GHz，涵盖了从汽车、微控制器到高速机顶盒、Wi-Fi、雷达和5G应用等广泛的应用。


  ADC IP核包括两个用于模拟部分的内部电源稳压器（LDO）。

Ø  一个1.1v的LDO，带有一个外部去耦电容，达到一个高功率抑制率。

Ø  一个1.5v的LDO，有一个内部电容用于输入缓冲和偏置。数字部分由外部1.0v供电。

 Pipeline ADC IP核是一个混合信号系统，它由采样和保持放大器（SHA）、乘法数模转换器（MDAC）、带隙电压基准、比较器、开关电容电路和偏置电路组成。它将系统级和电路级之间的所有规格联系在一起。有了这个设计流程，给定整体ADC IP核的规格，如分辨率、采样率、电压供应和输入信号范围，所有的微架构电路指标都能实现。

 Pipeline ADC IP核由几个连续的阶段组成。差分结构的第一级评估最重要的位（MSB）值，然后对信号进行调节，并将其传递给下一级进行MSB-1转换。每个阶段与其他阶段同时执行其操作。

 T2M广泛的无线IP核还包括22nm ULL的蓝牙双模式v5.2射频收发器IP核、40/55nm的BLE v5.2 / 15.4 (0.5mm2)射频收发器IP核、40ULP的NB-IoT/Cat M UE射频收发器IP核、Sub6 GHz射频收发器IP核，都可以根据客户要求移植到其他节点和代工厂。

 可用性：这些半导体IP核可以立即进行客户授权，既可以单独授权，也可与预集成的控制器和PHY组合授权。有关授权的选择和报价等更多信息，请发送邮件至contact@t-2-m.com，进行了解。

 关于T2M：T2MIP是全球独立的半导体专业授权技术公司，提供复杂的半导体IP核、软件、KGD和颠覆性技术，帮助客户加速开发可穿戴设备、物联网、通信、存储、服务器、网络、电视、机顶盒和卫星SoC。欲了解更多信息，请访问：www.t-2-m.com

Comments

Post a Comment

Popular posts from this blog

USB 3.0, PCIe 2.0, SATA 3.0 Combo PHY IP Cores Next Gen Chipsets

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s Silicon Proven and mature USB 3.0, PCIe 2.0 and SATA 3.0 PHY IP Cores with a successful mass production track record in 22nm Ultra Low Power and 8nm advanced process technology in a wide range of major Fabs . This advanced PHY IP is poised to revolutionize data transfer solutions with its versatile compatibility and power-efficient design, making it ideal for a wide range of applications, from consumer electronics to high-performance computing systems. Licensed to a host of Global customers, the Combo PHY IP cores integrates three essential high-speed interface standards: USB 3.0, PCIe 2.0, and SATA 3.0 offering extensive compatibility, meeting the full specifications of each protocol. This integration not only enhances device connectivity but also simplifies system design and reduces overall cost. This wide-ranging c...
Read more

Automotive Ethernet PHY IP Core in 28nm

Image
  T2M, a leading provider of cutting-edge semiconductor IP cores solutions, announces the release of its latest 1G Ethernet PHY IP, designed specifically for automotive applications. This Automotive Ethernet PHY is a 10/100/1000Base-T Ethernet PHY IP in 28nm, delivering industry-leading performance, efficiency, and reliability. Notably, it features BroadR-Reach functionality, making it fully compatible with 100Base-T1 applications, ensuring seamless connectivity in next-generation automotive Ethernet networks. As the automotive industry transitions towards high-speed Ethernet networks, the need for a robust, power-efficient, and scalable Automotive Ethernet PHY solution is critical. The GNET (Giganet Ethernet) IP cores from T2M is designed to support 10M, 100M, and 1000M modes, with both half-duplex and full-duplex functionalities, making it ideal for ADAS, infotainment, and autonomous vehicle applications. Key Features -         : Ensures optimize...
Read more

Display interfaces with MIPI D-PHY/ LVDS Combo PHY IP Cores

Image
  T2M IP , the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the immediate availability of its partner’s mature and silicon proven MIPI D-PHY/LVDS Combo PHY IP Cores in 40nm in major Fabs along with matching Controller IPs. The MIPI/ LVDS combo Core has been in multiple productions resulting in low power chipsets with very reliable data transmission. The MIPI D-PHY/ LVDS Combo PHY IP Cores is designed for chips that perform high bandwidth data communication while operating at low power consumption. It can be easily fabricated and implemented in a GVI, LVDS or MIPI DSI system. The DPHY/LVDS Combo PHY IP cores is able to function as a D-PHY or LVDS according to the need of the user. For GVI/LVDS system, Macro consists of multi-transmitter channels and one SU unit. The transmitter macro can be configured to GVI (CML) or LVDS mode. For MIPI D-PHY system, the configuration includes a Clock Lane Module and four Data Lane Mo...
Read more